An executive visiting various research divisions across the globe isn’t necessarily new, but with a focus on social media driving named individuals at each company to keep their followers sitting on the edge of their seats means that we get a lot more insights into how these companies operate. The downside of posting to social media is when certain images exposing unreleased information are not vetted by PR or legal, and we get a glimpse into the next generation of technology. That is what happened today.

EVP and GM of Intel’s Client Computing Group, Gregory Bryant, is this week spending some time at Intel’s Israel R&D facilities in his first overseas Intel trip in of 2021. An early post on Sunday morning, showcasing Bryant’s trip to the gym to overcome jetlag, was followed by another later in the day with Bryant being shown the offices and the research. The post contained four photos, but was rapidly deleted and replaced by a photo with three (in the tweet above). The photo removed showcases some new information about next-generation Thunderbolt technology.

In this image we can see a poster on the wall showcasing ‘80G PHY Technology’, which means that Intel is working on a physical layer (PHY) for 80 Gbps connections. Off the bat this is double the bandwidth of Thunderbolt 4, which runs at 40 Gbps.

The second line confirms that this is ‘USB 80G is targeted to support the existing USB-C ecosystem’, which follows along that Intel is aiming to maintain the USB-C connector but double the effective bandwidth.

The third line is actually where it gets technically interesting. ‘The PHY will be based on novel PAM-3 modulation technology’. This is talking about how the 0 and 1s are transmitted – traditionally we talk about NRZ encoding, which just allows for a 0 or a 1 to be transmitted, or a single bit. The natural progression is a scheme allowing two bits to be transferred, and this is called PAM-4 (Pulse Amplitude Modulation), with the 4 being the demarcation for how many different variants two bits could be seen (either as 00, 01, 10, or 11). PAM-4, at the same frequency, thus has 2x the bandwidth of an NRZ connection.

So what on earth in PAM-3?


From Teledyne LeCroy on YouTube

PAM-3 is a technology where the data line can carry either a -1, a 0, or a +1. What the system does is actually combine two PAM-3 transmits into a 3-bit data signal, such as 000 is an -1 followed by a -1. This gets complex, so here is a table:

PAM-3 Encoding
AnandTech Transmit
1
Transmit
2
000 -1 -1
001 -1 0
010 -1 1
011 0 -1
100 0 1
101 1 -1
110 1 0
111 1 1
Unused 0 0

When we compare NRZ to PAM-3 and PAM-4, we can see the rate of data transfer for PAM-3 is in the middle of NRZ and PAM-4. The reason why PAM-3 is being used in this case is to achieve that higher bandwidth without the extra limitations that PAM-4 requires to be enabled. 

NRZ vs PAM-3 vs PAM4
AnandTech Bits Cycles Bits Per
Cycle
NRZ 1 1 1
PAM-3 3 2 1.5
PAM-4 2 1 2

PAM-3 has similar limitations to NRZ.

The final line on this image is ‘[something] N6 test-chip focusing on the new PHY technology is working in [the lab and] showing promising results’. That first word I thought was TSMC, but it has to be about the same width as the ‘The’ on the line above. So it doesn’t look like I’m right there, but N6 is a TSMC node.

Intel’s goal with Thunderbolt is going to be both driving bandwidth, power, and utility, but also right now it seems keeping it to the USB-C standard is going to be a vital part of keeping the technology useful for users who can fall back on standard USB-C connections. Right now Intel’s TB4 is a superset that includes USB4, so we might see another situation where TB5 is ready to be a superset of USB5 as well, however it seems that USB standards are slower to roll out than TB standards right now.

Special thanks to David Schor from WikiChip for the tipoff.

Related Reading

POST A COMMENT

84 Comments

View All Comments

  • mode_13h - Wednesday, August 4, 2021 - link

    Where can I get a plastic cable that can handle 100 Gbps? How much does it cost? What's its maximum length? What's its bending radius? Reply
  • msewing - Monday, August 2, 2021 - link

    The "USB-C ecosystem"? I have a vision of my desktop and cell phones, with their USB-C cables that fall out when handled. Really, can't we have a mechanically reliable connector? Maybe one with a detent that goes "click". It's not rocket science. Reply
  • supdawgwtfd - Monday, August 2, 2021 - link

    Maybe be a little more gentle with your devices?

    My cables don't just "fall out".

    They are far more resilient to coming out compared to previous USB stuff.
    Reply
  • mode_13h - Tuesday, August 3, 2021 - link

    I bought a wireless charging stand, for this very reason. I was worried about plugging/unplugging my phone's USB-C connector so many times/day.

    The stand I got was a somewhat ugly and expensive Samsung, but I've had absolutely zero problems with it. There were too many bad reviews of cheaper stands for me to feel comfortable using them.
    Reply
  • mode_13h - Tuesday, August 3, 2021 - link

    > Really, can't we have a mechanically reliable connector?
    > Maybe one with a detent that goes "click". It's not rocket science.

    DisplayPort connectors have a latch that some cables utilize. They latch so well that if you don't see the button, it seems like you could damage the cable or connector by pulling it with enough brute force!
    Reply
  • Kevin G - Tuesday, August 3, 2021 - link

    I wonder how this will be exposed on the system level for encapsulation purposes. Obviously PCIe doesn't support PAM3 for its own signaling so the transceivers will have to do some signal conversion. I do wonder if a TB5 controller would be exposed as a 4 lane PCIe 4.0 or 2 lane PCIe 5.0 device in a system. The bandwidth is the same but there is the nuance of how many internal queues are used to encapsulate PCIe packets.

    Presumably a single lane of PCIe 6.0 would suffice for the bandwidth but you have the PAM4 to PAM3 conversion. I have a feeling that the timings may not work out well given the buffering and handling of error correction on a PCIe 6.0 link.
    Reply
  • supdawgwtfd - Tuesday, August 3, 2021 - link

    Why would you even bother deleting the original post...

    It's to late. It's out there. You can't get rid of it now.

    Just own it FFS.
    Reply
  • mode_13h - Wednesday, August 4, 2021 - link

    Why *not* delete it? He might not have been aware of how widely it spread, and deleting it could've kept it from being spread even *more* widely. Even if it might not help, it still couldn't hurt. Reply
  • mode_13h - Wednesday, August 4, 2021 - link

    > Just own it FFS.

    Maybe those specs weren't final, which would be a good reason not to announce them.
    Reply
  • afzal465 - Monday, August 16, 2021 - link

    I love the way he writes thank-you giving an informational we want more post ASAp hey there do you know about Juvante groups check out here: https://www.juvantegroup.com/kitchen-design-layout... Reply

Log in

Don't have an account? Sign up now